



Some of the figures are curtesy of Xilinx Inc. and Altera Inc., taken from documentation material linked in the references
Firmware implementation with  
• Software tool suite for firmware 
• Design (ISE Project Navigator : main inerface)
• Implementation  (XST, PAR : synthesis and physical implementation command line 
programs)
• Simulation (ISIM for vhdl/verilog test benches with waveform display)
• Debug (Chipscope Logic Analyzer & Virtual I/O)
• Download and references
http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.html
The WebPack Edition is free and fully functional for cheaper devices like the 
Spartan3 series.






Internal Logic Analyzer  (Core Sincrono)
Icon
Fino a 4096 linee e circa 128K samples*
*SE LE RISORSE  DISPONIBILI  LO CONSENTONO!!!!5
Esempio 3
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Esempio 3




























































































































CLK_50M      : in  std_logic;
ROT_A        : in  std_logic;
ROT_B        : in  std_logic;
ROT_CENTER   : in  std_logic;
SW           : in  std_logic_vector (3 downto 0);
LED          : out  std_logic_vector (7 downto 0)
);
end top;




























CLK_50M      : in  std_logic;
ROT_A        : in  std_logic;
ROT_B        : in  std_logic;
ROT_CENTER   : in  std_logic;
SW           : in  std_logic_vector (3 downto 0);
LED          : out  std_logic_vector (7 downto 0)
);
end top;


















attribute keep of busUT: signal is "true";
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• ADC / DAC
• DDR2
• Ethernet






• Control LEDs with different behaviors:
1. Single LED ON, shift the on-led rotating the 
knob. Push the knob to invert the LEDs 
state.
2. All LEDs ON, control the LEDs brightness 
with the knob.
• Choose between the two behaviors with the 
switches 
Demo Functional Description
• Control LEDs with different behaviors:
1. Single LED ON, shift the on-led rotating the 
knob. Push the knob to invert the LEDs 
state.
2. All LEDs ON, control the LEDs brightness 
with the knob.
• Choose between the two behaviors with the 
switches 
Behind the knob: a Rotary Encoder
Camshaft: 
~ ms!
1. Register signal A for a delayed copy of A
Rotation Decoder
1. Evaluate A rising edges to 
detect rotary events 












1. Register signal A for a delayed copy of A
2. Check B status
Rotation Decoder
1. Evaluate A rising edges to 
detect rotary events 




























Trick: Human eye cannot perceive light flickering 
at rates above ~50 Hz: Flicker Fusion Threshold.
Faster ON/OFF flickers are averaged out (eye’s 
low-pass filter) 
Ruling parameter: Duty Cycle (% ON/OFF time)
(no matter which frequency above F.F.T.)
1. 8-bit counter @50MHz (cycle at 50M/256 = 195,3125 kHz) 
2. If counter < Th LED = ON  ;     else     LED = OFF





























CLK_50M      : in  std_logic;
ROT_A        : in  std_logic;
ROT_B        : in  std_logic;
ROT_CENTER   : in  std_logic;
SW           : in  std_logic_vector (3 downto 0);





# Rotary Knob (ROT)
##############################################################################
NET "ROT_CENTER"    LOC = "R13"  | IOSTANDARD = LVCMOS33 | PULLDOWN ;
NET "ROT_A"         LOC = "T13"  | IOSTANDARD = LVCMOS33 | PULLUP ;
NET "ROT_B"         LOC = "R14"  | IOSTANDARD = LVCMOS33 | PULLUP ;
##############################################################################
# Mechanical Switches (SW)
##############################################################################
NET "SW<0>"         LOC = "V8"   | IOSTANDARD = LVCMOS33 ;
NET "SW<1>"         LOC = "U10"  | IOSTANDARD = LVCMOS33 ;
NET "SW<2>"         LOC = "U8"   | IOSTANDARD = LVCMOS33 ;









rot_a_in <= ROT_A;     
rot_b_in <= ROT_B; 
rot_center_in <= ROT_CENTER; 










when "0000" => 
if rot_center_in = '0' then
led_out <= led_sr;
else
led_out <= not led_sr;
end if;











rot_a_in_q <= rot_a_in;      

















if rot_event = '1' then 
if rot_left = '1' then
led_sr <= led_sr(6 downto 0) & 
led_sr(7);
else
led_sr <= led_sr(0) & led_sr(7 













if rot_event = '1' then
if rot_left = '1' then
duty_cycle <= duty_cycle -1;
else
duty_cycle <= duty_cycle + 1;
end if;
end if;  
--threshold discriminator





-- counter increment (sawtooth wave)
if counter < 255 then






LED SHIFT REG 
PWM e SAWTOOTH Wave
DEMO
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JTAG (Joint Action Test  Group)
Chipscope
Demo 1
Costruzione del file CDC e verifica su Chipscope
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JTAG (Joint Action Test  Group)
Chipscope
31
JTAG (Joint Action Test  Group)
Chipscope
32
JTAG (Joint Action Test  Group)
Chipscope
Demo 2












Destra o a 
Sinistra?
Rotazione a 
Destra o a 
Sinistra?
Rotazione a 
Destra o a 
Sinistra?
Rotazione a 
Destra o a 
Sinistra?
Rotazione a 
Destra o a 
Sinistra?
Rotazione a 
Destra o a 
Sinistra?
Output signal vittoria_i






--MEALY State-Machine - Outputs based on state and inputs
OUTPUT_DECODE: process (state, <input1>, <input2>, ...)
begin
--insert statements to decode internal output signals
--below is simple example






--MOORE State-Machine - Outputs based on state only
OUTPUT_DECODE: process (state)
begin
--insert statements to decode internal output signals
--below is simple example








type state_type is (s1,idle, s2, s3, s4, s5, sWon, sError); 
signal state, next_state : state_type; 
SYNC_PROC: process (rot_event)
begin
if rot_center_in = '1' then         
state <= idle;
LED(7) <= '0';
elsif (rising_edge (rot_event)) then
state <= next_state;
LED(7) <= vittoria_i;
end if;        
end process;
--MOORE State-Machine - Outputs based on state only
OUTPUT_DECODE: process (state)
begin































Codifica definita nel top.SYR
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Simulazioni Behavioral e Post Route
Demo 3
FPGA Editor: analisi delle netlist della demo 1, con e 
senza cdc
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Simulazioni Behavioral e Post Route
Demo 4
Simulazione Behaviorial e Post PAR di una demo
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• Guida passo passo
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• Guida passo passo
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